Login Paper Search My Schedule Paper Index Help

My ICASSP 2009 Schedule

Note: Your custom schedule will not be saved unless you create a new account or login to an existing account.
  1. Create a login based on your email (takes less than one minute)
  2. Perform 'Paper Search'
  3. Select papers that you desire to save in your personalized schedule
  4. Click on 'My Schedule' to see the current list of selected papers
  5. Click on 'Printable Version' to create a separate window suitable for printing (the header and menu will appear, but will not actually print)

Clicking on the Add button next to a paper title will add that paper to your custom schedule.
Clicking on the Remove button next to a paper will remove that paper from your custom schedule.

DISPS-P1: Implementation of Signal Processing Systems II

Session Type: Poster
Time: Thursday, April 23, 16:00 - 18:00
Location: Poster Area D, TICC
Session Chair: Ching-Te Chiu, National Tsing Hua University
 
  DISPS-P1.1: AN EFFICIENT HARDWARE DESIGN OF AN OPTIMAL NONSTATIONARY FILTERING SYSTEM
         Srdjan Jovanovski; University of Montenegro
         Veselin N. Ivanovic; University of Montenegro
 
  DISPS-P1.2: BANDWIDTH ADAPTIVE HARDWARE ARCHITECTURE OF K-MEANS CLUSTERING FOR INTELLIGENT VIDEO PROCESSING
         Tse-Wei Chen; National Taiwan University
         Shao-Yi Chien; National Taiwan University
 
  DISPS-P1.3: VLSI IMPLEMENTATION OF AN EFFECTIVE LATTICE REDUCTION ALGORITHM WITH FIXED-POINT CONSIDERATIONS
         Brian Gestner; Georgia Institute of Technology
         Wei Zhang; Georgia Institute of Technology
         Xiaoli Ma; Georgia Institute of Technology
         David V. Anderson; Georgia Institute of Technology
 
  DISPS-P1.4: A HARDWARE-EFFICIENT IMPLEMENTATION OF THE FAST AFFINE PROJECTION ALGORITHM
         Haw-Jing Lo; Georgia Institute of Technology
         David V. Anderson; Georgia Institute of Technology
 
  DISPS-P1.5: A NEW HARDWARE IMPLEMENTATION OF THE H.264 8X8 TRANSFORM AND QUANTIZATION
         Jeoong Sung Park; Santa Clara University
         Tokunbo Ogunfunmi; Santa Clara University
 
  DISPS-P1.6: A COST-ERROR OPTIMIZED ARCHITECTURE FOR 9/7 LIFTING BASED DISCRETE WAVELET TRANSFORM WITH BALANCED PIPELINE STAGES
         Alireza Aminlou; University of Tehran
         Fatemeh Refan; University of Tehran
         Mahmoud Reza Hashemi; University of Tehran
         Omid Fatemi; University of Tehran
         Saeed Safari; University of Tehran
 
  DISPS-P1.7: LOW-POWER APPLICATION-SPECIFIC PROCESSOR FOR FFT COMPUTATIONS
         Teemu Pitkänen; Tampere University of Technology
         Jarmo Takala; Tampere University of Technology
 
  DISPS-P1.8: MODEL-BASED EARLY TERMINATION SCHEME FOR H.264/AVC INTER PREDICTION
         Lien-Fei Chen; National Chung Hsing University
         Yeong-Kang Lai; National Chung Hsing University
 
  DISPS-P1.9: A PARALLEL ARCHITECTURE FOR 3GPP2/UMB TURBO INTERLEAVERS
         Mohammad Mansour; American University of Beirut
 

©2016 Conference Management Services, Inc. -||- email: webmaster@icassp09.com -||- Last updated Thursday, January 22, 2009